This site may earn affiliate commissions from the links on this page. Terms of use.

Every bit of now, the PCI Express 4.0 standard has been finalized and officially released. The new protocol promises twice the per-lane bandwidth of PCI Express three.0, allowing a GPU or other accelerator to transfer up to 64GB/s in a duplex x16 link. Information technology'southward also been a long time coming.

Initially, PCIe evolved relatively quickly. It debuted in 2003 with up to 8GB/s of bandwidth in full duplex mode (that's 4GB/s of bandwidth in either management, 8GB/southward simultaneously). PCI Limited 2.0 bumped that to 8GB/s unidirectional and 16GB/southward bi-directional in 2005 and PCI Express 3.0 hit 32GB/due south of bi-direction bandwidth (16GB/s in each direction) in 2010. PCI Limited iv.0, nevertheless, had a much longer development period due to the difficulty of standing to deliver a doubling of bandwidth in a backwards-and-forward compatible electric interface and mechanical grade factor. Al Yanes, chairman and president of PCI-SIG, has released a blog post (PDF) detailing the advances of the new standard. New capabilities include:

  • Extended tags and credits for service devices
  • Reduced system latency
  • Lane margining
  • Superior RAS capabilities
  • Scalability for added lanes and bandwidth
  • Improved I/O virtualization and platform integration

In the by, we've ofttimes talked nearly PCIe strictly in terms of full-sized desktop GPUs, but that understates the do good of these technologies. First of all, single GPU systems rarely get much benefit from higher PCI Express speeds, at to the lowest degree not initially. Multi-GPU systems, in dissimilarity, can do good more from these high-speed links because in these cases, PCIe is explicitly used for cross-GPU advice. We've put together a slideshow of the benefits and advances in PCI Express over the past few years, shown below. Each slide can be clicked to open information technology in a dissever window.

With the advent of G.ii SSDs that use PCI Express instead of SATA and the very early on start of 10GbE ethernet, the way is clear for motherboard manufacturers to offer the same functioning as PCIe iii.0 while using fewer PCI Express lanes, or for increasing throughput in the aforementioned number of lanes. A 10GbE networking card can be handled by a unmarried x1 PCIe iv.0 link, for example. And the technology will be useful if the external graphics market ever takes off — a theoretical Thunderbolt 4 link with an x4 linkage to an external graphics adapter would take the same bandwidth as a PCI Express 2 x16 slot or an x8 PCIe 3.0 adapter.

Now that Intel and AMD have consolidated their chipsets on to their respective processors, rolling these technologies out will happen on their ain time frames. Historically it's taken 8-12 months for new PCIe standards to show upwardly on motherboards, and then don't look for these products in the almost-term future. AMD hasn't said whether it'll support PCIe 4.0 on its Ryzen+ products or if the feature will wait for Ryzen 2 — if we had to guess, we'd guess the latter. PCI Express 5.0 is set to exist finished in 2019 — if the PCI-SIG tin keep to that schedule nosotros could run across motherboards popping up equally early every bit 2020 or 2021 depending on how the technology rollout intersects with AMD and Intel's ain refresh plans.